forked from NRZCode/ia32-64
129 lines
6.3 KiB
HTML
129 lines
6.3 KiB
HTML
|
<!DOCTYPE html>
|
|||
|
|
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>CVTSS2SD
|
|||
|
|
— Convert Scalar Single Precision Floating-Point Value to Scalar Double PrecisionFloating-Point Value</title></head><body><header><nav><ul><li><a href='index.html'>Index</a></li><li>December 2023</li></ul></nav></header><h1>CVTSS2SD
|
|||
|
|
— Convert Scalar Single Precision Floating-Point Value to Scalar Double PrecisionFloating-Point Value</h1>
|
|||
|
|
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Opcode/Instruction</th>
|
|||
|
|
<th>Op / En</th>
|
|||
|
|
<th>64/32 bit Mode Support</th>
|
|||
|
|
<th>CPUID Feature Flag</th>
|
|||
|
|
<th>Description</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>F3 0F 5A /r CVTSS2SD xmm1, xmm2/m32</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>SSE2</td>
|
|||
|
|
<td>Convert one single precision floating-point value in xmm2/m32 to one double precision floating-point value in xmm1.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>VEX.LIG.F3.0F.WIG 5A /r VCVTSS2SD xmm1, xmm2, xmm3/m32</td>
|
|||
|
|
<td>B</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX</td>
|
|||
|
|
<td>Convert one single precision floating-point value in xmm3/m32 to one double precision floating-point value and merge with high bits of xmm2.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.LLIG.F3.0F.W0 5A /r VCVTSS2SD xmm1 {k1}{z}, xmm2, xmm3/m32{sae}</td>
|
|||
|
|
<td>C</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512F</td>
|
|||
|
|
<td>Convert one single precision floating-point value in xmm3/m32 to one double precision floating-point value and merge with high bits of xmm2 under writemask k1.</td></tr></table>
|
|||
|
|
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>Tuple Type</th>
|
|||
|
|
<th>Operand 1</th>
|
|||
|
|
<th>Operand 2</th>
|
|||
|
|
<th>Operand 3</th>
|
|||
|
|
<th>Operand 4</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>ModRM:reg (r, w)</td>
|
|||
|
|
<td>ModRM:r/m (r)</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>N/A</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>B</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>ModRM:reg (w)</td>
|
|||
|
|
<td>VEX.vvvv (r)</td>
|
|||
|
|
<td>ModRM:r/m (r)</td>
|
|||
|
|
<td>N/A</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>C</td>
|
|||
|
|
<td>Tuple1 Scalar</td>
|
|||
|
|
<td>ModRM:reg (w)</td>
|
|||
|
|
<td>EVEX.vvvv (r)</td>
|
|||
|
|
<td>ModRM:r/m (r)</td>
|
|||
|
|
<td>N/A</td></tr></table>
|
|||
|
|
<h2 id="description">Description<a class="anchor" href="#description">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>Converts a single precision floating-point value in the “convert-from” source operand to a double precision floating-point value in the destination operand. When the “convert-from” source operand is an XMM register, the single precision floating-point value is contained in the low doubleword of the register. The result is stored in the low quadword of the destination operand.</p>
|
|||
|
|
<p>128-bit Legacy SSE version: The “convert-from” source operand (the second operand) is an XMM register or memory location. Bits (MAXVL-1:64) of the corresponding destination register remain unchanged. The destination operand is an XMM register.</p>
|
|||
|
|
<p>VEX.128 and EVEX encoded versions: The “convert-from” source operand (the third operand) can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers. Bits (127:64) of the XMM register destination are copied from the corresponding bits in the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed.</p>
|
|||
|
|
<p>Software should ensure VCVTSS2SD is encoded with VEX.L=0. Encoding VCVTSS2SD with VEX.L=1 may encounter unpredictable behavior across different processor generations.</p>
|
|||
|
|
<h2 id="operation">Operation<a class="anchor" href="#operation">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<h3 id="vcvtss2sd--evex-encoded-version-">VCVTSS2SD (EVEX Encoded Version)<a class="anchor" href="#vcvtss2sd--evex-encoded-version-">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<pre>IF k1[0] or *no writemask*
|
|||
|
|
THEN DEST[63:0] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC2[31:0]);
|
|||
|
|
ELSE
|
|||
|
|
IF *merging-masking* ; merging-masking
|
|||
|
|
THEN *DEST[63:0] remains unchanged*
|
|||
|
|
ELSE ; zeroing-masking
|
|||
|
|
THEN DEST[63:0] = 0
|
|||
|
|
FI;
|
|||
|
|
FI;
|
|||
|
|
DEST[127:64] := SRC1[127:64]
|
|||
|
|
DEST[MAXVL-1:128] := 0
|
|||
|
|
</pre>
|
|||
|
|
<h3 id="vcvtss2sd--vex-128-encoded-version-">VCVTSS2SD (VEX.128 Encoded Version)<a class="anchor" href="#vcvtss2sd--vex-128-encoded-version-">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<pre>DEST[63:0] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC2[31:0])
|
|||
|
|
DEST[127:64] := SRC1[127:64]
|
|||
|
|
DEST[MAXVL-1:128] := 0
|
|||
|
|
</pre>
|
|||
|
|
<h3 id="cvtss2sd--128-bit-legacy-sse-version-">CVTSS2SD (128-bit Legacy SSE Version)<a class="anchor" href="#cvtss2sd--128-bit-legacy-sse-version-">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<pre>DEST[63:0] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0]);
|
|||
|
|
DEST[MAXVL-1:64] (Unmodified)
|
|||
|
|
</pre>
|
|||
|
|
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="#intel-c-c++-compiler-intrinsic-equivalent">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<pre>VCVTSS2SD __m128d _mm_cvt_roundss_sd(__m128d a, __m128 b, int r);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VCVTSS2SD __m128d _mm_mask_cvt_roundss_sd(__m128d s, __mmask8 m, __m128d a,__m128 b, int r);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VCVTSS2SD __m128d _mm_maskz_cvt_roundss_sd(__mmask8 k, __m128d a, __m128 a, int r);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VCVTSS2SD __m128d _mm_mask_cvtss_sd(__m128d s, __mmask8 m, __m128d a,__m128 b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VCVTSS2SD __m128d _mm_maskz_cvtss_sd(__mmask8 m, __m128d a,__m128 b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>CVTSS2SD __m128d_mm_cvtss_sd(__m128d a, __m128 a);
|
|||
|
|
</pre>
|
|||
|
|
<h2 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="#simd-floating-point-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>Invalid, Denormal.</p>
|
|||
|
|
<h2 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="#other-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>VEX-encoded instructions, see <span class="not-imported">Table 2-20</span>, “Type 3 Class Exception Conditions.”</p>
|
|||
|
|
<p>EVEX-encoded instructions, see <span class="not-imported">Table 2-47</span>, “Type E3 Class Exception Conditions.”</p><footer><p>
|
|||
|
|
This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
|
|||
|
|
inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
|
|||
|
|
ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
|
|||
|
|
</p></footer></body></html>
|