forked from NRZCode/ia32-64
153 lines
6.8 KiB
HTML
153 lines
6.8 KiB
HTML
|
<!DOCTYPE html>
|
|||
|
|
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>VPBLENDMD/VPBLENDMQ
|
|||
|
|
— Blend Int32/Int64 Vectors Using an OpMask Control</title></head><body><header><nav><ul><li><a href='index.html'>Index</a></li><li>December 2023</li></ul></nav></header><h1>VPBLENDMD/VPBLENDMQ
|
|||
|
|
— Blend Int32/Int64 Vectors Using an OpMask Control</h1>
|
|||
|
|
|
|||
|
|
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Opcode/Instruction</th>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>64/32 bit Mode Support</th>
|
|||
|
|
<th>CPUID Feature Flag</th>
|
|||
|
|
<th>Description</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.128.66.0F38.W0 64 /r VPBLENDMD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512VL AVX512F</td>
|
|||
|
|
<td>Blend doubleword integer vector xmm2 and doubleword vector xmm3/m128/m32bcst and store the result in xmm1, under control mask.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.256.66.0F38.W0 64 /r VPBLENDMD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512VL AVX512F</td>
|
|||
|
|
<td>Blend doubleword integer vector ymm2 and doubleword vector ymm3/m256/m32bcst and store the result in ymm1, under control mask.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.512.66.0F38.W0 64 /r VPBLENDMD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512F</td>
|
|||
|
|
<td>Blend doubleword integer vector zmm2 and doubleword vector zmm3/m512/m32bcst and store the result in zmm1, under control mask.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.128.66.0F38.W1 64 /r VPBLENDMQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512VL AVX512F</td>
|
|||
|
|
<td>Blend quadword integer vector xmm2 and quadword vector xmm3/m128/m64bcst and store the result in xmm1, under control mask.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.256.66.0F38.W1 64 /r VPBLENDMQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512VL AVX512F</td>
|
|||
|
|
<td>Blend quadword integer vector ymm2 and quadword vector ymm3/m256/m64bcst and store the result in ymm1, under control mask.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>EVEX.512.66.0F38.W1 64 /r VPBLENDMQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>AVX512F</td>
|
|||
|
|
<td>Blend quadword integer vector zmm2 and quadword vector zmm3/m512/m64bcst and store the result in zmm1, under control mask.</td></tr></table>
|
|||
|
|
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>Tuple Type</th>
|
|||
|
|
<th>Operand 1</th>
|
|||
|
|
<th>Operand 2</th>
|
|||
|
|
<th>Operand 3</th>
|
|||
|
|
<th>Operand 4</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>Full</td>
|
|||
|
|
<td>ModRM:reg (w)</td>
|
|||
|
|
<td>EVEX.vvvv (r)</td>
|
|||
|
|
<td>ModRM:r/m (r)</td>
|
|||
|
|
<td>N/A</td></tr></table>
|
|||
|
|
<h3 id="description">Description<a class="anchor" href="#description">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<p>Performs an element-by-element blending of dword/qword elements between the first source operand (the second operand) and the elements of the second source operand (the third operand) using an opmask register as select control. The blended result is written into the destination.</p>
|
|||
|
|
<p>The destination and first source operands are ZMM registers. The second source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location.</p>
|
|||
|
|
<p>The opmask register is not used as a writemask for this instruction. Instead, the mask is used as an element selector: every element of the destination is conditionally selected between first source or second source using the value of the related mask bit (0 for the first source operand, 1 for the second source operand).</p>
|
|||
|
|
<p>If EVEX.z is set, the elements with corresponding mask bit value of 0 in the destination operand are zeroed.</p>
|
|||
|
|
<h3 id="operation">Operation<a class="anchor" href="#operation">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<h4 id="vpblendmd--evex-encoded-versions-">VPBLENDMD (EVEX encoded versions)<a class="anchor" href="#vpblendmd--evex-encoded-versions-">
|
|||
|
|
¶
|
|||
|
|
</a></h4>
|
|||
|
|
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
|
|||
|
|
FOR j := 0 TO KL-1
|
|||
|
|
i := j * 32
|
|||
|
|
IF k1[j] OR *no controlmask*
|
|||
|
|
THEN
|
|||
|
|
IF (EVEX.b = 1) AND (SRC2 *is memory*)
|
|||
|
|
THEN
|
|||
|
|
DEST[i+31:i] := SRC2[31:0]
|
|||
|
|
ELSE
|
|||
|
|
DEST[i+31:i] := SRC2[i+31:i]
|
|||
|
|
FI;
|
|||
|
|
ELSE
|
|||
|
|
IF *merging-masking*
|
|||
|
|
THEN DEST[i+31:i] := SRC1[i+31:i]
|
|||
|
|
ELSE ; zeroing-masking
|
|||
|
|
DEST[i+31:i] := 0
|
|||
|
|
FI;
|
|||
|
|
FI;
|
|||
|
|
ENDFOR
|
|||
|
|
DEST[MAXVL-1:VL] := 0;
|
|||
|
|
</pre>
|
|||
|
|
<h4 id="vpblendmd--evex-encoded-versions-">VPBLENDMD (EVEX encoded versions)<a class="anchor" href="#vpblendmd--evex-encoded-versions-">
|
|||
|
|
¶
|
|||
|
|
</a></h4>
|
|||
|
|
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
|
|||
|
|
FOR j := 0 TO KL-1
|
|||
|
|
i := j * 32
|
|||
|
|
IF k1[j] OR *no controlmask*
|
|||
|
|
THEN
|
|||
|
|
IF (EVEX.b = 1) AND (SRC2 *is memory*)
|
|||
|
|
THEN
|
|||
|
|
DEST[i+31:i] := SRC2[31:0]
|
|||
|
|
ELSE
|
|||
|
|
DEST[i+31:i] := SRC2[i+31:i]
|
|||
|
|
FI;
|
|||
|
|
ELSE
|
|||
|
|
IF *merging-masking*
|
|||
|
|
THEN DEST[i+31:i] := SRC1[i+31:i]
|
|||
|
|
ELSE ; zeroing-masking
|
|||
|
|
DEST[i+31:i] := 0
|
|||
|
|
FI;
|
|||
|
|
FI;
|
|||
|
|
ENDFOR
|
|||
|
|
DEST[MAXVL-1:VL] := 0
|
|||
|
|
</pre>
|
|||
|
|
<h3 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="#intel-c-c++-compiler-intrinsic-equivalent">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<pre>VPBLENDMD __m512i _mm512_mask_blend_epi32(__mmask16 k, __m512i a, __m512i b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VPBLENDMD __m256i _mm256_mask_blend_epi32(__mmask8 m, __m256i a, __m256i b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VPBLENDMD __m128i _mm_mask_blend_epi32(__mmask8 m, __m128i a, __m128i b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VPBLENDMQ __m512i _mm512_mask_blend_epi64(__mmask8 k, __m512i a, __m512i b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VPBLENDMQ __m256i _mm256_mask_blend_epi64(__mmask8 m, __m256i a, __m256i b);
|
|||
|
|
</pre>
|
|||
|
|
<pre>VPBLENDMQ __m128i _mm_mask_blend_epi64(__mmask8 m, __m128i a, __m128i b);
|
|||
|
|
</pre>
|
|||
|
|
<h3 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="#simd-floating-point-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<p>None</p>
|
|||
|
|
<h3 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="#other-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<p>See <span class="not-imported">Table 2-49</span>, “Type E4 Class Exception Conditions.”</p><footer><p>
|
|||
|
|
This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
|
|||
|
|
inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
|
|||
|
|
ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
|
|||
|
|
</p></footer></body></html>
|