104 lines
3.7 KiB
HTML
104 lines
3.7 KiB
HTML
<!DOCTYPE html>
|
||
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>FCHS
|
||
— Change Sign</title></head><body><header><nav><ul><li><a href='index.html'>Index</a></li><li>December 2023</li></ul></nav></header><h1>FCHS
|
||
— Change Sign</h1>
|
||
|
||
<table>
|
||
<tr>
|
||
<th>Opcode </th>
|
||
<th></th>
|
||
<th>Mode</th>
|
||
<th>Leg Mode</th>
|
||
<th>Description</th></tr>
|
||
<tr>
|
||
<td>D9 E0 </td>
|
||
<td></td>
|
||
<td></td>
|
||
<td></td>
|
||
<td>Complements sign of ST(0).</td></tr></table>
|
||
<h2 id="description">Description<a class="anchor" href="#description">
|
||
¶
|
||
</a></h2>
|
||
<p>Complements the sign bit of ST(0). This operation changes a positive value into a negative value of equal magnitude or vice versa. The following table shows the results obtained when changing the sign of various classes of numbers.</p>
|
||
<figure id="tbl-3-20">
|
||
<table>
|
||
<tr>
|
||
<th>ST(0) SRC</th>
|
||
<th>ST(0) DEST</th></tr>
|
||
<tr>
|
||
<td>−∞</td>
|
||
<td>+∞</td></tr>
|
||
<tr>
|
||
<td>−F</td>
|
||
<td>+F</td></tr>
|
||
<tr>
|
||
<td>−0</td>
|
||
<td>+0</td></tr>
|
||
<tr>
|
||
<td>+0</td>
|
||
<td>−0</td></tr>
|
||
<tr>
|
||
<td>+F</td>
|
||
<td>−F</td></tr>
|
||
<tr>
|
||
<td>+∞</td>
|
||
<td>−∞</td></tr>
|
||
<tr>
|
||
<td>NaN</td>
|
||
<td>NaN</td></tr></table>
|
||
<figcaption><a href='fchs.html#tbl-3-20'>Table 3-20</a>. FCHS Results</figcaption></figure>
|
||
<blockquote>
|
||
<p>* Fmeansfinitefloating-pointvalue.</p></blockquote>
|
||
<p>This instruction’s operation is the same in non-64-bit modes and 64-bit mode.</p>
|
||
<h2 id="operation">Operation<a class="anchor" href="#operation">
|
||
¶
|
||
</a></h2>
|
||
<pre>SignBit(ST(0)) := NOT (SignBit(ST(0)));
|
||
</pre>
|
||
<h2 id="fpu-flags-affected">FPU Flags Affected<a class="anchor" href="#fpu-flags-affected">
|
||
¶
|
||
</a></h2>
|
||
<table>
|
||
<tr>
|
||
<td>C1</td>
|
||
<td>Set to 0.</td></tr>
|
||
<tr>
|
||
<td>C0, C2, C3</td>
|
||
<td>Undefined.</td></tr></table>
|
||
<h2 class="exceptions" id="floating-point-exceptions">Floating-Point Exceptions<a class="anchor" href="#floating-point-exceptions">
|
||
¶
|
||
</a></h2>
|
||
<table>
|
||
<tr>
|
||
<td>#IS</td>
|
||
<td>Stack underflow occurred.</td></tr></table>
|
||
<h2 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="#protected-mode-exceptions">
|
||
¶
|
||
</a></h2>
|
||
<table>
|
||
<tr>
|
||
<td>#NM</td>
|
||
<td>CR0.EM[bit 2] or CR0.TS[bit 3] = 1.</td></tr>
|
||
<tr>
|
||
<td>#UD</td>
|
||
<td>If the LOCK prefix is used.</td></tr></table>
|
||
<h2 class="exceptions" id="real-address-mode-exceptions">Real-Address Mode Exceptions<a class="anchor" href="#real-address-mode-exceptions">
|
||
¶
|
||
</a></h2>
|
||
<p>Same exceptions as in protected mode.</p>
|
||
<h2 class="exceptions" id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions<a class="anchor" href="#virtual-8086-mode-exceptions">
|
||
¶
|
||
</a></h2>
|
||
<p>Same exceptions as in protected mode.</p>
|
||
<h2 class="exceptions" id="compatibility-mode-exceptions">Compatibility Mode Exceptions<a class="anchor" href="#compatibility-mode-exceptions">
|
||
¶
|
||
</a></h2>
|
||
<p>Same exceptions as in protected mode.</p>
|
||
<h2 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="#64-bit-mode-exceptions">
|
||
¶
|
||
</a></h2>
|
||
<p>Same exceptions as in protected mode.</p><footer><p>
|
||
This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
|
||
inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
|
||
ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
|
||
</p></footer></body></html>
|