155 lines
6 KiB
HTML
155 lines
6 KiB
HTML
|
<!DOCTYPE html>
|
|||
|
|
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>PTWRITE
|
|||
|
|
— Write Data to a Processor Trace Packet</title></head><body><header><nav><ul><li><a href='index.html'>Index</a></li><li>December 2023</li></ul></nav></header><h1>PTWRITE
|
|||
|
|
— Write Data to a Processor Trace Packet</h1>
|
|||
|
|
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Opcode/Instruction</th>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>64/32 bit Mode Support</th>
|
|||
|
|
<th>CPUID Feature Flag</th>
|
|||
|
|
<th>Description</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>F3 REX.W 0F AE /4 PTWRITE r64/m64</td>
|
|||
|
|
<td>RM</td>
|
|||
|
|
<td>V/N.E</td>
|
|||
|
|
<td>PTWRITE</td>
|
|||
|
|
<td>Reads the data from r64/m64 to encode into a PTW packet if dependencies are met (see details below).</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>F3 0F AE /4 PTWRITE r32/m32</td>
|
|||
|
|
<td>RM</td>
|
|||
|
|
<td>V/V</td>
|
|||
|
|
<td>PTWRITE</td>
|
|||
|
|
<td>Reads the data from r32/m32 to encode into a PTW packet if dependencies are met (see details below).</td></tr></table>
|
|||
|
|
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>Operand 1</th>
|
|||
|
|
<th>Operand 2</th>
|
|||
|
|
<th>Operand 3</th>
|
|||
|
|
<th>Operand 4</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>RM</td>
|
|||
|
|
<td>ModRM:rm (r)</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>N/A</td></tr></table>
|
|||
|
|
<h2 id="description">Description<a class="anchor" href="#description">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>This instruction reads data in the source operand and sends it to the Intel Processor Trace hardware to be encoded in a PTW packet if TriggerEn, ContextEn, FilterEn, and PTWEn are all set to 1. For more details on these values, see Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer’s Manual, Volume 3C, Section 33.2.2, “Software Trace Instrumentation with PTWRITE.” The size of data is 64-bit if using REX.W in 64-bit mode, otherwise 32-bits of data are copied from the source operand.</p>
|
|||
|
|
<p>Note: The instruction will #UD if prefix 66H is used.</p>
|
|||
|
|
<h2 id="operation">Operation<a class="anchor" href="#operation">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<pre>IF (IA32_RTIT_STATUS.TriggerEn & IA32_RTIT_STATUS.ContextEn & IA32_RTIT_STATUS.FilterEn & IA32_RTIT_CTL.PTWEn) = 1
|
|||
|
|
PTW.PayloadBytes := Encoded payload size;
|
|||
|
|
PTW.IP := IA32_RTIT_CTL.FUPonPTW
|
|||
|
|
IF IA32_RTIT_CTL.FUPonPTW = 1
|
|||
|
|
Insert FUP packet with IP of PTWRITE;
|
|||
|
|
FI;
|
|||
|
|
FI;
|
|||
|
|
</pre>
|
|||
|
|
<h2 id="flags-affected">Flags Affected<a class="anchor" href="#flags-affected">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>None.</p>
|
|||
|
|
<h2 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="#protected-mode-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<td>#GP(0)</td>
|
|||
|
|
<td>If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#SS(0)</td>
|
|||
|
|
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#PF</td>
|
|||
|
|
<td>(fault-code) For a page fault.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#AC(0)</td>
|
|||
|
|
<td>If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td rowspan="3">#UD</td>
|
|||
|
|
<td>If CPUID.(EAX=14H, ECX=0H):EBX.PTWRITE [Bit 4] = 0.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If LOCK prefix is used.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If 66H prefix is used.</td></tr></table>
|
|||
|
|
<h2 class="exceptions" id="real-address-mode-exceptions">Real-Address Mode Exceptions<a class="anchor" href="#real-address-mode-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<td>#GP(0)</td>
|
|||
|
|
<td>If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#SS(0)</td>
|
|||
|
|
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td rowspan="3">#UD</td>
|
|||
|
|
<td>If CPUID.(EAX=14H, ECX=0H):EBX.PTWRITE [Bit 4] = 0.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If LOCK prefix is used.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If 66H prefix is used.</td></tr></table>
|
|||
|
|
<h2 class="exceptions" id="virtual-8086-mode-exceptions">Virtual 8086 Mode Exceptions<a class="anchor" href="#virtual-8086-mode-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<td>#GP(0)</td>
|
|||
|
|
<td>If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#SS(0)</td>
|
|||
|
|
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#PF</td>
|
|||
|
|
<td>(fault-code) For a page fault.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#AC(0)</td>
|
|||
|
|
<td>If an unaligned memory reference is made while alignment checking is enabled.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td rowspan="3">#UD</td>
|
|||
|
|
<td>If CPUID.(EAX=14H, ECX=0H):EBX.PTWRITE [Bit 4] = 0.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If LOCK prefix is used.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If 66H prefix is used.</td></tr></table>
|
|||
|
|
<h2 class="exceptions" id="compatibility-mode-exceptions">Compatibility Mode Exceptions<a class="anchor" href="#compatibility-mode-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>Same exceptions as in Protected Mode.</p>
|
|||
|
|
<h2 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="#64-bit-mode-exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<td>#GP(0)</td>
|
|||
|
|
<td>If the memory address is in a non-canonical form.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#SS(0)</td>
|
|||
|
|
<td>If a memory address referencing the SS segment is in a non-canonical form.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#PF</td>
|
|||
|
|
<td>(fault-code) For a page fault.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>#AC(0)</td>
|
|||
|
|
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td rowspan="3">#UD</td>
|
|||
|
|
<td>If CPUID.(EAX=14H, ECX=0H):EBX.PTWRITE [Bit 4] = 0.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If LOCK prefix is used.</td></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>If 66H prefix is used.</td></tr></table><footer><p>
|
|||
|
|
This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
|
|||
|
|
inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
|
|||
|
|
ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
|
|||
|
|
</p></footer></body></html>
|