87 lines
3.7 KiB
HTML
87 lines
3.7 KiB
HTML
|
<!DOCTYPE html>
|
|||
|
|
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>STTILECFG
|
|||
|
|
— Store Tile Configuration</title></head><body><header><nav><ul><li><a href='index.html'>Index</a></li><li>December 2023</li></ul></nav></header><h1>STTILECFG
|
|||
|
|
— Store Tile Configuration</h1>
|
|||
|
|
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Opcode/Instruction</th>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>64/32 bit Mode Support</th>
|
|||
|
|
<th>CPUID Feature Flag</th>
|
|||
|
|
<th>Description</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>VEX.128.66.0F38.W0 49 !(11):000:bbb STTILECFG m512</td>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>V/N.E.</td>
|
|||
|
|
<td>AMX-TILE</td>
|
|||
|
|
<td>Store tile configuration in m512.</td></tr></table>
|
|||
|
|
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<table>
|
|||
|
|
<tr>
|
|||
|
|
<th>Op/En</th>
|
|||
|
|
<th>Tuple</th>
|
|||
|
|
<th>Operand 1</th>
|
|||
|
|
<th>Operand 2</th>
|
|||
|
|
<th>Operand 3</th>
|
|||
|
|
<th>Operand 4</th></tr>
|
|||
|
|
<tr>
|
|||
|
|
<td>A</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>ModRM:r/m (w)</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>N/A</td>
|
|||
|
|
<td>N/A</td></tr></table>
|
|||
|
|
<h2 id="description">Description<a class="anchor" href="#description">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>The STTILECFG instruction takes a pointer to a 64-byte memory location (described in <a href='cpuid.html#tbl-3-10'>Table 3-10</a> in the “LDTILECFG—Load Tile Configuration” entry) that will, after successful execution of this instruction, contain the description of the tiles that were configured. In order to configure tiles, the AMX-TILE bit in CPUID must be set and the operating system has to have enabled the tiles architecture.</p>
|
|||
|
|
<p>If the tiles are not configured, then STTILECFG stores 64B of zeros to the indicated memory location.</p>
|
|||
|
|
<p>Any attempt to execute the STTILECFG instruction inside an Intel TSX transaction will result in a transaction abort.</p>
|
|||
|
|
<h2 id="operation">Operation<a class="anchor" href="#operation">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<h3 id="sttilecfg-mem">STTILECFG mem<a class="anchor" href="#sttilecfg-mem">
|
|||
|
|
¶
|
|||
|
|
</a></h3>
|
|||
|
|
<pre>if TILES_CONFIGURED == 0:
|
|||
|
|
//write 64 bytes of zeros at mem pointer
|
|||
|
|
buf[0..63] := 0
|
|||
|
|
write_memory(mem, 64, buf)
|
|||
|
|
else:
|
|||
|
|
buf.byte[0] := tilecfg.palette_id
|
|||
|
|
buf.byte[1] := tilecfg.start_row
|
|||
|
|
buf.byte[2..15] := 0
|
|||
|
|
p := 16
|
|||
|
|
for n in 0 ... palette_table[tilecfg.palette_id].max_names-1:
|
|||
|
|
buf.word[p/2] := tilecfg.t[n].colsb
|
|||
|
|
p := p + 2
|
|||
|
|
if p < 47:
|
|||
|
|
buf.byte[p..47] := 0
|
|||
|
|
p := 48
|
|||
|
|
for n in 0 ... palette_table[tilecfg.palette_id].max_names-1:
|
|||
|
|
buf.byte[p++] := tilecfg.t[n].rows
|
|||
|
|
if p < 63:
|
|||
|
|
buf.byte[p..63] := 0
|
|||
|
|
write_memory(mem, 64, buf)
|
|||
|
|
</pre>
|
|||
|
|
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="#intel-c-c++-compiler-intrinsic-equivalent">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<pre>STTILECFGvoid _tile_storeconfig(void *);
|
|||
|
|
</pre>
|
|||
|
|
<h2 id="flags-affected">Flags Affected<a class="anchor" href="#flags-affected">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>None.</p>
|
|||
|
|
<h2 class="exceptions" id="exceptions">Exceptions<a class="anchor" href="#exceptions">
|
|||
|
|
¶
|
|||
|
|
</a></h2>
|
|||
|
|
<p>AMX-E2; see Section 2.10, “Intel® AMX Instruction Exception Classes,” for details.</p><footer><p>
|
|||
|
|
This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
|
|||
|
|
inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
|
|||
|
|
ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
|
|||
|
|
</p></footer></body></html>
|